

Radiation tolerance studies on the VA32 ASIC for DAMPE BGO calorimeter*

GAO Shan-Shan (高山山),^{1,2} FENG Chang-Qiang (封常强),^{1,2,†} JIANG Di (蒋迪),^{1,2}
LIU Shu-Bin (刘树彬),^{1,2} ZHANG Zhan-Qiang (张战强),³ XI Kai (习凯),³ and AN Di (安迪)³¹State Key Laboratory of Particle Detection and Electronics (HHEP-USTC), Hefei 230026, China²Department of Modern Physics, University of Science and Technology of China, Hefei 230026, China³Institute of Modern Physics, Chinese Academy of Sciences, Lanzhou 730000, China

Received October 11, 2013; accepted in original form November 27, 2013; published online February 20, 2014

The Dark Matter Particle Explorer (DAMPE) is being constructed as a scientific satellite to observe high energy cosmic rays in space. As a critical detector of DAMPE, the BGO calorimeter consists of 1848 PbT synchro elements which bring difficulties in front-end electronics on the space-limited and power-limited satellite platform. To overcome this challenge, a low-scale, low-power and high-integration ASIC chip, named VA32HDR14.2, is taken into account. In order to evaluate the radiation tolerance of the chip in space radiation environment, both single event effect (SEE) and total ionizing dose (TID) tests were performed. The SEE test results show that the critical linear energy transfer (LET) threshold of single event latch-up (SEL) of the chip is around $18.0 \text{ MeV} \cdot \text{cm}^2/\text{mg}$, which is relatively sensitive, thus protection methods must be taken in the electronic design. The TID test results show that the TID performance of the chip is higher than 25 Krad(Si) , which satisfies the design specifications.

Keywords: Radiation effects, SEE, TID, ASIC, VA32HDR14.2

DOI: 10.13169/NSNT.2014.25.010402

1. INTRODUCTION

The radiation effects of semiconductor devices, induced by particles and rays in harsh space radiation environment, could cause damage to the satellite [1]. Many types of radiation effects have been found and studied. Among them, SEE and TID, which are contributed by protons and electrons in the Van Allen belts, and protons and heavy ions from cosmic rays and solar flares, are typically the focus of attention [2, 3].

DAMPE is a scientific satellite aimed at cosmic ray study, gamma ray astronomy, and searching for the clue of dark matter particles by investigating the composition and energy spectra of primary cosmic rays [4, 5]. It is designed to fly on a near-earth orbit with an altitude of 500 km and an inclination of 97 degrees for a mission period of at least 3 years. One crucial payload of the satellite is the BGO calorimeter, which is composed of 806 BGO crystals and 616 Photomultiplier Tubes (PMTs). There are 1848 PbT synchro elements need to be connected, which bring difficulties in the design of front-end electronics [6]. To overcome this challenge, a 32-channel charge measurement application specific integrated circuit (ASIC), named VA32HDR14.2 (VA32), is taken into account and used for DAMPE prototype [7, 8]. According to the design specification, the SEL threshold of the electronics for the calorimeter should be higher than $27.0 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ while the TID performance should be higher than 20 Krad(Si) , otherwise protection methods should be applied. To evaluate the radiation tolerance of VA32, SEE and TID tests should be carried out.

II. DEVICE CHARACTERISTICS

The VA32HDR14.2 is designed by a company named IDEAS in Norway and manufactured with the 0.35 μm CMOS technology processed on epitaxial silicon wafer [9]. As shown in Fig. 1, each VA32 chip has 32 independent charge sensitive pre-amplifiers (CSA). Each pre-amplifier output is connected to a shaper with adjustable shaping time (about 8 μs). All shaper outputs are sampled simultaneously, and the pulse heights are multiplexed sequentially to the analogue input buffer under the control of a 32-bit shift register. The chip is able to measure positive charges in the range from 0 pC to 130 pC with less than 2% linearity error. Besides, by using an external calibration pulse, each channel can be tested. Another 32-bit shift register is used to set the analogue de-multiplexer which can choose the specified channel to connect to the calibration signal. The typical power dissipation of the chip is 105 mW.

III. TEST SETUP

A daughterboard-motherboard-host PC architecture is adopted to build the test setup. The daughterboard includes some passive components and an IC socket for VA32. As shown in Fig. 2, a motherboard controls the daughterboard and semiconductor with the host PC. It has VA32 functional testing. It has a calibration charge generator module (CAL), an analog output module (ANAL), an analog-to-digital conversion module (ADC), a level conversion module (LCS) and a control module (PPHA). The proton and HES beams of VASO are measured in normal mode while linearity and dynamic range are measured in calibration mode. The differential signal of the chip is monitored to find single event upset (SEU) in the 32-bit output shift register. It also provides four independent power supplies with current measurement (CM) for monitoring

* Supported by the Strategic Priority Research Program on Space Science, the Chinese Academy of Sciences (No. XDA04040202-4)

† Corresponding author, gaoqs@ustc.edu.cn




Fig. 1. VA32 block diagram architecture.

the power dissipation. A LabVIEW program on the host PC is designed to calculate pedestal and linearity, record SEU and real-time monitor the chip current.

The flexible architecture makes it possible to use the setup in both SRB and TLD tests. Except for the VA32 buffer test, the components on the daughterboard are insensitive to radiation effect. In order to keep the mother-board away from irradiation, a 5 m cable and four coaxial cables are used between daughterboard and mother-board. A test was made to prove that the setup could work well even with eight-meter-long cables. This feature makes it practical to put the daughterboard alone inside the vacuum chamber if needed in the SRB test, which reduces the difficulty of the structural design of the mother-board. The setup also benefits from the long cables in the TLD test because the mother-board can be subsequently shielded and placed away from the radiation source, which makes it possible to choose commercial devices rather than specialized radiation-hard devices to build the mother-board.

IV. SEE TEST AND RESULT

As shown in Fig. 3, a SEE test was performed at the Heavy Ion Research Facility in Lanzhou (HIRFL) cyclotron using krypton ions with initial energy of 20 MeV/nucleon . Irradiations were performed in air, at ambient room temperature, with heavy ions passing through a vacuumable transmission foil. By means of changing the thickness of air, the LET values of the ions could be adjusted from $22.7\text{ MeV}\cdot\text{cm}^2/\text{mg}$ to $39.5\text{ MeV}\cdot\text{cm}^2/\text{mg}$ with a range of at least $20\mu\text{m}$ in silicon. Six LET values in Table 1 were chosen to characterize the VA32 susceptibility of heavy-ion SEE and SEL.

Five VA32 chips with removal of the package lid were prepared. Prior to radiation exposure, structural testing was

TABLE I. LET values used in testing

Ion species	Energy on the surface of the chip (MeV)	Effective LET in silicon ($\text{MeV}\cdot\text{cm}^2/\text{mg}$)	Range in silicon (μm)
^{36}Kr	434	36.7	53
^{42}Kr	631	31.5	110
^{48}Kr	876	30.7	160
^{54}Kr	1021	28.6	179
^{60}Kr	1345	24.7	183
^{66}Kr	1564	22.7	218

conducted. The VA32 operating current was observed in the course of irradiation. A SEL event could be detected once the current suddenly increased to an abnormal value. When SEL occurred, it was necessary to cut off the ion beam and timely power off the daughterboard to prevent the chip from permanent failure. Then the chip was powered on again in a short time (about 1 minute) and the test was continued. With self-check before each radiation exposure, tests with different flux at different LET were performed [10, 11].

No latch-up event was observed below the effective LET of $39.5\text{ MeV}\cdot\text{cm}^2/\text{mg}$ with the total dose greater than $1 \times 10^7\text{ ions}/\text{cm}^2$. These chips were used to confirm this phenomenon and come to a conclusion that the LET threshold was between $22.7\text{ MeV}\cdot\text{cm}^2/\text{mg}$ and $39.5\text{ MeV}\cdot\text{cm}^2/\text{mg}$. A Weibull curve is fitted in Fig. 4 to indicate that the saturated cross section is close to $2.0 \times 10^{-6}\text{ cm}^2/\text{MeV}\cdot\text{cm}^2$.

When latch-up occurred, the currents of DVDD, DVSS and AVSS suddenly increased and the current of AVDD and GND was almost stable. Current increased in DVDD was equal to the sum of currents increased in DVSS and AVSS. In addition, without powering off the chip during irradiation exposure, a phenomenon that the SEL current increased step by step was




Fig. 2. Block diagram of the VA32 test setup.



Fig. 3. (Color online) BEEL test at HIRFL.




Fig. 4. (Color online) Cross section versus the effective LET for BEEL.

found, which could be speculated that multiple local latch-up events were triggered.

SEU monitoring was always ongoing during power-up. During the entire irradiation experiment, no SEL event was observed before SEL occurred.

V. TID TEST AND RESULTS

Two ^{60}Co gamma sources with an activity order of about 10^4 Curie were used for the TID test. To mitigate dose reduction effects caused by low-energy, scattered radiation, the daughterboards were wrapped in a Pb/Al composite of 2.0 mm Pb with an inner lining of 1.0 mm Al, and an in-situ radiation test was performed [12, 13]. To assure the insensitivity and stability of the test setup, the daughterboards were sealed be-

fore and after each irradiation exposure through a golden chip which kept away from irradiation, and the motherboard was placed 4 meters away from radiation source and behind the concrete wall with a thickness of 1 meter. Three VA32 chips were irradiated up to 25 $\text{Krad}(\text{Si})$ with a dose rate of 5.8 mrad/s . Annealing at 100 °C for 168 hours was done after irradiation exposure. The experiment result showed that no evident degradation was found. Since different dose rate were very hard to detect effects on the chip, the study of the relation between VA32 electrical characteristics and air-coupled dose was conducted in further. Three more chips were irradiated up to 370 $\text{Krad}(\text{Si})$ with a dose rate of 12.9 mrad/s . Room temperature annealing for 168 hours and annealing at 100 °C for 168 hours were done in

succession.

Figure 5 shows the VAS2 operating currents as a function of TID. When ionizing dose was greater than 56 krad(Si), I_{bias} and I_{bias2} started to rise slowly. After 12 hours room temperature anneal, I_{bias} and I_{bias2} returned to normal value. I_{bias} and I_{bias2} changed little during the anneal down.




Fig. 5. (Color online) Operating currents of VAS2 in the irradiation dose.

The periodicity of 32 sensing channels of VAS2 were measured during the test. For the circuit of 32 sensing channels on one single chip are exactly the same, they have the similar trend of radiation response. Fig. 6 shows potential degradation of the 4th, 12th, 20th and 28th channel. The measured RMS noise of potential, which was the sum of VAS2 and sensor, was below 8 fC during the test, which meant that no evident degradation of noise level was observed.




Fig. 6. (Color online) Potential degradation.

The gain of VAS2 was measured by the calibration change in the range of $-2.0 \mu\text{C} \sim 16.6 \mu\text{C}$. The gain was linearly fit in the range of 0 μC to 16.6 μC . As shown in Fig. 7, the gain decreased while dose was accumulating, which could be charac-

terized by the slope, but the range of linear interval increased. Fig. 8 shows the gain degradation of the chip. After room temperature anneal and accelerated ageing, the gain was slightly greater than pre-irradiation.




Fig. 7. Linearity and range affected by TID.




Fig. 8. Gain degradation with TID.

VI. DISCUSSION

BGO calorimeter needs nearly a hundred VAS2 chips, which requires a serious consideration of radiation resistance.

The VAS2 is relatively suitable to SEL because the LET threshold is around $21.0 \text{ MeV}\cdot\text{cm}^2/\text{mg}$ and lower than the design specification, a prompt measurement and power protection circuit with fast response is suggested. There are at most 6 chips mounted on a front-end electronics board of the calorimeter. As observed in heavy-ion SEB test, the current of VAS2 was between about 80 μA to 170 μA when the first SEL occurred, which was about 3 to 6 times as much as the normal

operating current, that makes it feasible for up to 6 devices to share a current measurement and power protection circuit to simplify the design.

The values of 32-bit output shift register which were monitored to fast SEU were started out to conduct operation during the irradiation. No SEU event was observed. The main reason is that the reset signal of the chip was activated before each conduct operation, which would reset 32 bit register whether SEU event occurred or not. Besides, it is not that the SEUs for each conduct operation which was counted were per second in the heavy-ion test, which made it become a rare event when the test on the sensitive test. It refers to a conclusion that the output shift register is insensitive to SEU.

As reset avoids the SEU events from accumulating, even if SEU would happen to occur during regular operation in the front-end electronics, only one data packet would be affected in each packet is independent. Therefore, there is no need to use additional mitigation circuit. Since it is not practical to run the test in a dose rate as low as space environment (from a few mrad to hundreds of mrad/h), the testing scenario is to irradiate the chip in a high dose rate for convenience. The test result showed that the electrical characteristics of V632 kept stable when the dose was about 25 Krad(Si), which was less than that required. The chip functionality didn't fall even the dose was greater than 260 Krad(Si) and the electrical parameters almost recovered after reset incorporation immediately. The

reason can probably be ascribed to the time dependent effect that degradation in electrical parameters caused by the growth of radiation trapped charge during irradiation for the high dose rate.

VII. CONCLUSION

The V632HDU ASIC was experimentally verified to comply with the levels of radiation tolerance required by the DAMPE project. Both SEE and TID irradiation tests were performed. The chip is regarded to be relatively sensitive to SEE and protection methods must be adopted. The TID radiation result shows satisfactory radiation tolerance of the chip.

ACKNOWLEDGEMENTS

The SEE test in this paper was conducted in Heavy Ion Research Facility in Lanzhou (HIRFL) located at Institute of Modern Physics, Chinese Academy of Sciences (IMP-CAS). The authors are grateful for the support of HIRFL team. The TID test in this paper were conducted in University of Science and Technology of China (USTC) and National Institute of Metrology, China.

- [1] Baker D N. Effects of in-orbit space weather on satellite operations. 2011 IEEE International Symposium on Electromagnetic Compatibility (EMC), Rome, Aug.14-18, 2011.
- [2] Yamada A L. IEEE Trans Plasma Sci, 2000, 28: 1031-1039.
- [3] Smith J L, Dyer C B. Spacecrafts & C. IEEE Trans Nucl Sci, 2002, 49: 466-490.
- [4] Chang J. Journal of Engineering Studies, 2010, 2: 95-99 (in Chinese).
- [5] Zhang Y L. Ph.D. The Study of an EMI Calculator for Searching Dark Matter in Space. University of Science and Technology of China, 2011.
- [6] Zhang Y L, Li B, Fang C Q, et al. Chin Phys C, 2012, 36: 71-73.
- [7] Song C Q. Ph.D. The Research on the Radiation Detection for the Calorimeter Detector of the Dark Matter Exploration Satellite. University of Science and Technology of China, 2011.
- [8] Guo J M, Cai M B, Hu Y M, et al. Acta Astronautica Sinica, 2012, 33: 22-29 (in Chinese).
- [9] V632HDU V2.2 Datasheet. DSIAS Inc.
- [10] ELABEDEC Standard. ELABEDEC7, Test Procedures for the Measurement of Single-Event Effects in Semiconductor Devices from Heavy Ion Irradiation, 1996.
- [11] NSCC Test Specification No.25100, Single Event Effects Test Method and Datasheet, 2002.
- [12] NSCC Test Specification No.22950, Total Dose Study-test Irradiation Test Method, 2007.
- [13] US MIL-STD-883G Method 1019.7, Insulating Radiation Dose Rate) test procedure, 2000.

阅读此文的还阅读了:

- [1. Radiation Damage Studies on BAF2 and BGO Scintillator Materials](#)
- [2. Development of an ADC radiation tolerance characterization system for the upgrade of the ATLAS LAr calorimeter*](#)
- [3. Energy correction for the BGO calorimeter of DAMPE using an electron beam](#)
- [4. \[IEEE 1994 IEEE Nuclear Science Symposium - NSS'94 - Norfolk, VA, USA \(30 Oct.-5 Nov. 1994\)\] Proceedings of 1994 IEEE Nuclear Science Symposium](#)
- [5. Onboard calibration circuit for the DAMPE BGO calorimeter front-end electronics*](#)
- [6. \[IEEE 1994 IEEE Nuclear Science Symposium - NSS'94 - Norfolk, VA, USA \(30 Oct.-5 Nov. 1994\)\] Proceedings of 1994 IEEE Nuclear Science Symposium](#)
- [7. \[IEEE 2014 19th IEEE-NPSS Real-Time Conference \(RT\) - Nara \(2014.5.26-2014.5.30\)\] 2014 19th IEEE-NPSS Real Time Conference](#)
- [8. SPIE Proceedings \[SPIE Astronomical Telescopes and Instrumentation - Waikoloa, HI \(Thursday 22 August 2002\)\] X-Ray and Gamma-ray](#)
- [9. Radiation tolerance studies of silicon microstrip detectors for the LHC](#)
- [10. Radiation tolerance studies of neutron irradiated double sided silicon microstrip detectors](#)
- [11. Energy correction for the BGO calorimeter of DAMPE using an electron beam](#)
- [12. Studies of radiation tolerance and optical absorption bands of CsI\(Tl\) crystals](#)
- [13. Temperature dependence calibration and correction of the DAMPE BGO electromagnetic calorimeter](#)
- [14. Temperature dependence calibration and correction of the DAMPE BGO electromagnetic calorimeter](#)
- [15. Design of the Readout Electronics for the BGO Calorimeter of DAMPE Mission](#)
- [16. Readout system for ground-based tests of BGO calorimeter of DAMPE satellite](#)
- [17. Radiation tolerance studies using fault injection on the Readout Control FPGA design of the ALICE TPC detector](#)
- [18. Radiation tolerance studies on the VA32 ASIC for DAMPE BGO calorimeter](#)
- [19. Single event effect hardness for the front-end ASICs in the DAMPE satellite BGO calorimeter](#)
- [20. Single event effect hardness for the front-end ASICs in the DAMPE satellite BGO calorimeter*](#)
- [21. Studies of radiation tolerance and optical absorption bands of CsI\(Tl\) crystals](#)
- [22. Development of an ADC radiation tolerance characterization system for the upgrade of the ATLAS LAr calorimeter](#)
- [23. In situ studies on radiation tolerance of nanotwinned Cu](#)
- [24. \[IEEE 2012 IEEE Nuclear Science Symposium and Medical Imaging Conference \(2012 NSS/MIC\) - Anaheim, CA, USA \(2012.10.21-2012.10.26\)\] Proceedings of 2012 IEEE Nuclear Science Symposium and Medical Imaging Conference](#)

- [32. Application of organ tolerance dose-constraints in clinical studies in radiation oncology](#)
- [33. Readout system for ground-based tests of BGO calorimeter of DAMPE satellite](#)
- [34. Single event effect hardness for the front-end ASICs in the DAMPE satellite BGO calorimeter](#)
- [35. Radiation tolerance studies of silicon microstrip sensors for the CBM Silicon Tracking System](#)
- [36. Energy correction for the BGO calorimeter of DAMPE using an electron beam*](#)
- [37. Radiation Damage Studies on BAF2 and BGO Scintillator Materials](#)
- [38. Temperature Dependence Calibration and Correction of the DAMPE BGO Electromagnetic Calorimeter](#)
- [39. \[IEEE 2002 IEEE Nuclear Science Symposium Conference Record - Norfolk, VA, USA \(10-16 Nov. 2002\)\] 2002 IEEE Nuclear Science Symposium Conference Record - Norfolk, VA, USA \(10-16 Nov. 2002\)](#)
- [40. Onboard calibration circuit for the DAMPE BGO calorimeter front-end electronics](#)
- [41. Onboard calibration circuit for the DAMPE BGO calorimeter front-end electronics](#)
- [42. 暗物质粒子探测卫星BGO量能器热控设计与验证](#)
- [43. \[IEEE Workshop Record. 1994 IEEE Radiation Effects Data Workshop - Tucson, AZ, USA \(20 July 1994\)\] Workshop Record. 1994 IEEE Radiation Effects Data Workshop - Tucson, AZ, USA \(20 July 1994\)](#)
- [44. Single event effect hardness for the front-end ASICs in the DAMPE satellite BGO calorimeter](#)
- [45. Development of an ADC radiation tolerance characterization system for the upgrade of the ATLAS LAr calorimeter](#)
- [46. \[IEEE 2010 IEEE 37th International Conference on Plasma Sciences \(ICOPS\) - Norfolk, VA, USA \(2010.06.20-2010.06.24\)\] 2010 IEEE 37th International Conference on Plasma Sciences \(ICOPS\) - Norfolk, VA, USA \(2010.06.20-2010.06.24\)](#)
- [47. Performance of the BGO Detector Element of the DAMPE Calorimeter](#)
- [48. Tolerance of the High Energy X-ray Imaging Technology ASIC to potentially destructive radiation processes in Earth-orbit-equivalent space](#)
- [49. SPIE Proceedings \[SPIE SPIE OPTO - San Francisco, California, United States \(Saturday 13 February 2016\)\] Quantum Sensing and Measurement](#)
- [50. \[IEEE 2014 IEEE-NPSS Real Time Conference \(RT\) - Nara, Japan \(2014.5.26-2014.5.30\)\] 2014 19th IEEE-NPSS Real Time Conference \(RT\) - Nara, Japan \(2014.5.26-2014.5.30\)](#)